summary refs log tree commit diff
path: root/drivers
AgeCommit message (Expand)Author
2022-08-01cxl/region: decrement ->nr_targets on error in cxl_region_attach()Dan Carpenter
2022-08-01cxl/region: prevent underflow in ways_to_cxl()Dan Carpenter
2022-08-01cxl/region: uninitialized variable in alloc_hpa()Dan Carpenter
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams
2022-07-26cxl/pmem: Fix offline_nvdimm_bus() to offline by bridgeDan Williams
2022-07-26cxl/region: Add region driver boiler plateDan Williams
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams
2022-07-25cxl/region: Program target listsDan Williams
2022-07-25cxl/region: Attach endpoint decodersDan Williams
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams
2022-07-25cxl/region: Allocate HPA capacity to regionsDan Williams
2022-07-25cxl/region: Add interleave geometry attributesBen Widawsky
2022-07-25cxl/region: Add a 'uuid' attributeBen Widawsky
2022-07-21cxl/region: Add region creation supportBen Widawsky
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky
2022-07-21cxl/port: Move dport tracking to an xarrayDan Williams
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams
2022-07-21cxl/port: Record parent dport when adding portsDan Williams
2022-07-21cxl/port: Record dport in endpoint referencesDan Williams
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams
2022-07-21cxl/hdm: Track next decoder to allocateDan Williams
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams
2022-07-21cxl/hdm: Enumerate allocated DPADan Williams
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams
2022-07-21cxl/acpi: Track CXL resources in iomem_resourceDan Williams
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams
2022-07-19cxl/port: Read CDAT tableIra Weiny
2022-07-19cxl/pci: Create PCI DOE mailbox's for memory devicesIra Weiny
2022-07-19PCI/DOE: Add DOE mailbox support functionsJonathan Cameron
2022-07-19PCI: Replace magic constant for PCI Sig Vendor IDIra Weiny
2022-07-11cxl/pmem: Delete unused nvdimm attributeDan Williams
2022-07-10cxl/hdm: Initialize decoder type for memory expander devicesDan Williams
2022-07-10cxl/port: Cache CXL host bridge dataDan Williams
2022-07-10tools/testing/cxl: Add partition supportDan Williams
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams
2022-07-10cxl/debug: Move debugfs init to cxl_core_init()Dan Williams
2022-07-09cxl/hdm: Require all decoders to be enumeratedBen Widawsky
2022-07-09cxl/mem: Convert partition-info to resourcesDan Williams
2022-07-09cxl: Introduce cxl_to_{ways,granularity}Dan Williams
2022-07-09cxl/core: Drop is_cxl_decoder()Dan Williams
2022-07-09cxl/core: Drop ->platform_res attribute for root decodersDan Williams
2022-07-09cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams
2022-07-09cxl/hdm: Use local hdm variableBen Widawsky
2022-07-09cxl/port: Keep port->uport valid for the entire life of a portDan Williams
2022-06-28cxl/mbox: Fix missing variable payload checks in cmd size validationVishal Verma
2022-06-21cxl/mbox: Use __le32 in get,set_lsa mailbox structuresAlison Schofield
2022-06-21cxl/core: Use is_endpoint_decoderBen Widawsky