diff options
| author | Dave Airlie <airlied@redhat.com> | 2014-06-10 13:09:01 +1000 |
|---|---|---|
| committer | Dave Airlie <airlied@redhat.com> | 2014-06-10 13:09:01 +1000 |
| commit | 5b9adbd30d32a6176f6cb102f6fe73426636ed7b (patch) | |
| tree | d04c136dc7f08ca8af9364b090d55eaead22dbbb /include/drm | |
| parent | f95aeb17f57c4c98b7f33627e5f51353fd094a93 (diff) | |
| parent | 685d54b330d0f15c4f6c7bdf51e009aab0d6a750 (diff) | |
| download | linux-5b9adbd30d32a6176f6cb102f6fe73426636ed7b.tar.gz | |
Merge branch 'drm-next-3.16' of git://people.freedesktop.org/~agd5f/linux into drm-next
Some additional patches for radeon for 3.16 now that -fixes has been merged. - Gart fix for all asics r6xx+ - Add some VM tuning parameters - misc fixes * 'drm-next-3.16' of git://people.freedesktop.org/~agd5f/linux: drm/radeon: Move fb update from radeon_flip_work_func to radeon_crtc_page_flip drm/radeon/dpm: powertune updates for SI Revert "drm/radeon: use variable UVD clocks" drm/radeon: add query for number of active CUs drm/radeon: add debugfs file to trigger GPU reset drm/radeon: make vm_block_size a module parameter drm/radeon: make VM size a module parameter (v2) drm/radeon: rename alt_domain to allowed_domains drm/radeon: use the SDMA on for buffer moves on CIK again drm/radeon: remove range check from *_gart_set_page drm/radeon: stop poisoning the GART TLB drm/radeon: hdmi deep color modes must obey clock limit of sink. drm/edid: Store all supported hdmi deep color modes in drm_display_info drm/radeon: add missing vce init case for hawaii drm/radeon: use lower_32_bits where appropriate
Diffstat (limited to 'include/drm')
| -rw-r--r-- | include/drm/drm_crtc.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/include/drm/drm_crtc.h b/include/drm/drm_crtc.h index a7fac5686915..251b75e6bf7a 100644 --- a/include/drm/drm_crtc.h +++ b/include/drm/drm_crtc.h @@ -121,6 +121,9 @@ struct drm_display_info { enum subpixel_order subpixel_order; u32 color_formats; + /* Mask of supported hdmi deep color modes */ + u8 edid_hdmi_dc_modes; + u8 cea_rev; }; |